

Fiesta[®] AHB Bus Functional Model

Features

- Interfaces with Comit Fiesta® CVXT Open Verification Environment
- Configurable to test different types of AHB slaves and all possible AHB burst sizes
- Internally generated clock signal with parameterized frequency
- Descriptors to set the following:
 - AHB burst type (SINGLE, INCR, INCR4, WRAP4, INCR8, WRAP8, INCR16, WRAP16).
 - Increment size in case of INCR burst.
 - Hsize (BYTE, HALFWORD, WORD).
 - Hprot (Cacheable, Bufferable, Privilege, Data/opcode)
 - Start Address for a burst.
 - o Start data for Write access.
 - Busy cycle insertion within a burst.
 - Idle cycle insertion between bursts.
 - Burst terminate and Locked transfer
- 32 bit wide memory

System Interface Diagram

CVXT VERIFICATION ENGINE DESIGN EMBEDDED TEST UNDER LIBRARY TEST **RTL OR TEST CHIE** Å Å -÷ **BUS FUNCTIONAL** PERIPHERAL STORAGE MODELS MODELS MODELS ETHERNET FLASH AHB PPC PLB DDR SDRAM JTAG PCI PCI-X IIC SONET POS PHY 128 MB SDRAM EEPROM SPI USB ... 802.11

	AHB_WDATA	
	AHB_ADDR	
AHB Bus Functional Model	AHB_HTRANS	
	AHB_HWRITE	DUT
	AHB_HPROT	
AHB Master	AHB_HBURST	AHB Slave
	AHB_HSIZE	
	AHB_HTRANS	
	AHB_HREADY	
	AHB_HRESP	
	AHB_HRDATA	

Fiesta[®] Process Standardization and Acceleration Tool Kit is an industrial strength suite of tools designed, developed, tested and used by engineers of Comit's Contract Engineering Center. Their experience in developing processes and methodology that yield predictable and accurate results forms the foundation of the toolkit. Use it with confidence.

© Copyright Comit Systems, Inc. Fiesta is a registered trademark of Comit Systems, Inc. CWGT, CRST, CSMT, CVXT, CMMT, CSGT, CAVT and CACT are trademarks of Comit Systems, Inc. Verilog is a registered trademark of Cadence Design Systems, Inc. All other trademarks property of their respective holders.